MC100E111FNG

Mfr. #:: MC100E111FNG
製造商:: ON Semiconductor
描述:: Clock Buffer BBG ECL Clock Drive
生命週期:: 製造商新產品
數據表:: MC100E111FNG 數據表
交貨:: DHL FedEx Ups TNT EMS
支付:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:

產品屬性
屬性值

製造商: 安森美半導體

產品分類: 時鐘/時序 - 時鐘緩衝器、驅動器

系列: 100E

類型: 扇出緩衝器（分佈）

打包: 管替代包裝

單位重量: 0.041719 oz

安裝方式: 貼片/貼片

包裝盒: PLCC-28

工作溫度: -40°C ~ 85°C

安裝型: 表面貼裝

電壓供應: 4.2 V ~ 5.7 V

供應商-設備-包: 28-PLCC (11.51x11.51)

輸入: ECL、PECL

輸出: ECL、PECL

電路數: 1

比率-輸入:輸出: 1899/12/30 1:09:00

差分輸入：輸出: 是的是的

最大頻率: 800MHz

輸出數: 18 Output

最高工作溫度: + 85 C

最低工作溫度: - 40 C

部分-#-別名: MC100E111FNR2G

最大電源電壓: +/- 5.7 V

電源電壓最小值: +/- 4.2 V

最大輸入頻率: 800 MHz

傳播延遲最大值: 0.68 ns

Tags: MC100E111, MC100E11, MC100E1, MC100E, MC100, MC10, MC1

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

MC100E111FNG 描述

***emi: 5.0 V ECL 1:9 Differential Clock/Data Fanout Buffer

***ure Electronics: MC100E111 Series 800 MHz 5.7 V ECL 1:9 Differential Clock Driver - PLCC-28

***ical: Clock Fanout Buffer 9-OUT 1-IN 1:9 28-Pin PLCC Tube

***th Star Micro: The MC10E/100E111 is a low skew 1-to-9 differential driver designed with clock distribution in mind. It accepts one signal input which can be either differential or else single-ended if the VBB output is used. The signal is fanned out to 9 identical differential outputs. An enable input is also provided. A HIGH disables the device by forcing all Q outputs LOW and all Qbar outputs HIGH. The device is specifically designed modeled and produced with low skew as the key goal. Optimal design and layout serve to minimize gate to gate skew within-device and empirical modeling is used to determine process control limits that ensure consistent tpd distributions from lot to lot. The net result is a dependable guaranteed low skew device. To ensure that the tight skew specification is met it is necessary that both sides of the differential output are terminated into 50 even if only one side is being used. In most applications all nine differential pairs will be used and therefore terminated. In the case where fewer than nine pairs are used it is necessary to terminate at least the output pairs on the same package side (i.e. sharing the same VCCO ) as the pair(s) being used on that side in order to maintain minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10-20 ps) of the output(s) being used which while not being catastrophic to most designs will mean a loss of skew margin. The VBB pin an internally generated voltage supply is available to this device only. For single-ended input conditions the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used decouple VBB and VCC via a 0.01 F capacitor and limit current sourcing or sinking to 0.5 mA. When not used VBB should be left open. The 100 Series contains temperature

Market price

型號	製造商	描述	庫存	價格
MC100E111FNG DISTI # MC100E111FNGOS-ND	ON Semiconductor	IC CLK BUFFER 1:9 800MHZ 28PLCC RoHS: Compliant Min Qty: 1 Container: Tube	58In Stock	1036:$6.4024 518:$7.3509 111:$8.4416 37:$9.7222 1:$11.2900
MC100E111FNG DISTI # MC100E111FNG	ON Semiconductor	Clock Fanout Buffer 18-OUT 28-Pin PLCC Rail - Rail/Tube (Alt: MC100E111FNG) RoHS: Compliant Min Qty: 1 Container: Tube	Americas - 0	1:$10.0900 10:$9.0900 25:$8.6900 50:$8.6900 100:$7.2900 500:$6.5900 1000:$5.7900
MC100E111FNG. DISTI # 15AC3461	ON Semiconductor	Clock IC Type:Clock Driver,Frequency:800MHz,No. of Outputs:9Outputs,Supply Voltage Min:4.2V,Supply Voltage Max:5.7V,Clock IC Case Style:LCC,No. of Pins:28Pins,Operating Temperature Min:-40°C,Operating Temperature Max:85°C RoHS Compliant: Yes	24	1:$11.2900 10:$10.2000 25:$9.7300 50:$9.0900 100:$8.4500 250:$8.0700 500:$7.3600
MC100E111FNG DISTI # 863-MC100E111FNG	ON Semiconductor	Clock Buffer BBG ECL Clock Driver RoHS: Compliant	94	1:$11.2900 10:$10.2000 25:$9.7300 100:$8.4500 250:$8.0700 500:$7.3600 1000:$6.4100
MC100E111FNR2G DISTI # 863-MC100E111FNR2G	ON Semiconductor	Clock Buffer BBG ECL Clock Driver RoHS: Compliant	0	1:$9.5200 10:$8.6000 25:$8.2000 100:$7.1200 250:$6.8000 500:$6.2000 1000:$5.4000
MC100E111FN DISTI # 863-MC100E111FN	ON Semiconductor	Clock Buffer 5V ECL 1:9 Diff RoHS: Not compliant	0
MC100E111FNG	ON Semiconductor	RoHS: Not Compliant	426	1000:$6.9300 500:$7.3000 100:$7.6000 25:$7.9300 1:$8.5300
MC100E111FNG DISTI # 1192060	ON Semiconductor	IC, ECL 100, SMD, 100E111, PLCC28 RoHS: Compliant	0	1:$17.8700 10:$16.1400 25:$15.4000 100:$13.3700 250:$12.7700 500:$11.6500 1000:$10.1500

相關產品

圖片	型號	描述
	Mfr.#: MC100E150FNR2G OMO.#: OMO-MC100E150FNR2G	Latches BBG ECL 6BIT DLTCH
	Mfr.#: MC100EP05DTG OMO.#: OMO-MC100EP05DTG	Logic Gates 3.3V/5V ECL 2-Input Diff AND/NAND
	Mfr.#: MC100EL51DG OMO.#: OMO-MC100EL51DG	Flip Flops 5V ECL Diff Clock D-Type
	Mfr.#: MC100ES8011PEF OMO.#: OMO-MC100ES8011PEF	Clock Buffer FSL 1-2 LVPECL: Diff LVHSTL Fanout Buffer
	Mfr.#: MC100ES6535EJ OMO.#: OMO-MC100ES6535EJ	Clock Drivers & Distribution FSL 1-4 LVCMOS to LV PECL Fanout Buffer
	Mfr.#: MC100EL13DWG OMO.#: OMO-MC100EL13DWG-ON-SEMICONDUCTOR	Clock Buffer 5V 1:3 ECL Dual Fanout Buffe
	Mfr.#: MC100EL31DT OMO.#: OMO-MC100EL31DT-ON-SEMICONDUCTOR	IC FF D-TYPE SNGL 1BIT 8TSSOP
	Mfr.#: MC100EP05DR2 OMO.#: OMO-MC100EP05DR2-1190	AND/NAND GATE 1-ELEM 4-IN ECL 8SOIC N - Bulk (Alt: MC100EP05DR2)
	Mfr.#: MC100EL17DWG OMO.#: OMO-MC100EL17DWG-ON-SEMICONDUCTOR	Buffers & Line Drivers 5V ECL Quad Diff
	Mfr.#: MC100EP90DTR2G OMO.#: OMO-MC100EP90DTR2G-ON-SEMICONDUCTOR	Translation - Voltage Levels 3.3V/5V Triple ECL to LVPECL/PECL