LTC2217IUP#PBF

Mfr. #:: LTC2217IUP#PBF
製造商:: Analog Devices Inc.
描述:: Analog to Digital Converters - ADC 16-B, 105Msps L N ADC
生命週期:: 製造商新產品
數據表:: LTC2217IUP#PBF 數據表
交貨:: DHL FedEx Ups TNT EMS
支付:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
更多信息:: LTC2217IUP#PBF 更多信息 LTC2217IUP#PBF Product Details

產品屬性
屬性值

製造商：: 視差

產品分類：: 模數轉換器 - ADC

RoHS：: Y

解決：: 8 bit

品牌：: 視差

產品類別：: ADC - 模數轉換器

出廠包裝數量：: 1

子類別：: 數據轉換器 IC

單位重量：: 0.032000 oz

Tags: LTC2217I, LTC2217, LTC221, LTC22, LTC2, LTC

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

LTC2217IUP#PBF 描述

***ark: Analogue To Digital Converter, 16 Bit, 105 Msps, Single, 3.135 V, 3.465 V, Qfn

***ical: Single ADC Pipelined 105Msps 16-bit Parallel/LVDS Automotive 64-Pin QFN EP

***log Devices: The LTC2217 is a 105Msps sampling 16-bit A/D converter designed for digitizing high frequency, wide dynamic range signals with input frequencies up to 400MHz. The input range of the ADC is ﬁxed at 2.75VP-P. The LTC2217 is perfect for demanding communications applications, with AC performance that includes 81.3dBFS Noise Floor and 100dB spurious free dynamic range (SFDR). Ultra low jitter of 85fsRMS allows undersampling of high input frequencies while maintaining excellent noise performance. Maximum DC speciﬁcations include ±3.5LSB INL, ±1LSB DNL (no missing codes). The digital output can be either differential LVDS or single-ended CMOS. There are two format options for the CMOS outputs: a single bus running at the full data rate or demultiplexed buses running at half data rate. A separate output power supply allows the CMOS output swing to range from 0.5V to 3.6V. The ENC+ and ENC– inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed with a wide range of clock duty cycles. Applications Telecommunications Receivers Cellular Base Stations Spectrum Analysis Imaging Systems ATE

LTC2217IUP#PBF 更多信息