CD4033BPWRE4

Mfr. #:: CD4033BPWRE4
描述:: IC COUNTR/DIVIDR DECADE 16-TSSOP
生命週期:: 製造商新產品
數據表:: CD4033BPWRE4 數據表
交貨:: DHL FedEx Ups TNT EMS
支付:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
更多信息:: CD4033BPWRE4 更多信息 CD4033BPWRE4 Product Details

產品屬性
屬性值

Tags: CD4033BPWR, CD4033BP, CD4033, CD403, CD40, CD4

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

CD4033BPWRE4 描述

***ser: Logic - Counters CMOS Decade Counter/ Divider

***i-Key: IC COUNTR/DIVIDR DECADE 16-TSSOP

***as Instruments: CD4026B and CD4033B each consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving one stage in a numerical display. These devices are particularly advantageous in display applications where low power dissipation and /or low package count are important. Inputs common to both types are CLOCK, RESET, & CLOCK INHIBIT; common outputs are CARRY OUT and the seven decoded outputs (a, b, c, d, e, f, g). Additional inputs and outputs for the CD4026B include DISPLAY ENABLE input and DISPLAY ENABLE and UNGATED "C-SEGMENT" outputs. Signals peculiar to the CD4033B are RIPPLE-BLANKING INPUT AND LAMP TEST INPUT and a RIPPLE-BLANKING OUTPUT. A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. The CLOCK INHIBIT signal can be used as a negative-edge clock if the clock line is held high. Antilock gating is provided on the JOHNSON counter, thus assuring proper counting sequence. The CARRY-OUT (Cout) signal completes one cycle every ten CLOCK INPUT cycles and is used to clock the succeeding decade directly in a multi-decade counting chain. The seven decoded outputs (a, b, c, d, e, f, g) illuminate the proper segments in a seven segment display device used for representing the decimal numbers 0 to 9. The 7-segment outputs go high on selection in the CD4033B; in the CD4026B these outputs go high only when the DISPLAY ENABLE IN is high. The CD4026B- and CD4033B-series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Market price

型號	描述	庫存	價格
CD4033BPWRE4 DISTI # CD4033BPWRE4-ND	IC COUNTR/DIVIDR DECADE 16-TSSOP RoHS: Compliant Min Qty: 2000 Container: Tape & Reel (TR)	Limited Supply - Call
CD4033BPWRE4 DISTI # 595-CD4033BPWRE4	Counter ICs CMOS Decade Counter/ Divider RoHS: Compliant	0

相關產品

圖片	型號	描述
	Mfr.#: CD4033BE OMO.#: OMO-CD4033BE	Counter ICs Decade/Divider
	Mfr.#: CD4033BD/3 OMO.#: OMO-CD4033BD-3-1190	全新原裝
	Mfr.#: CD4033BEY OMO.#: OMO-CD4033BEY-1190	全新原裝
	Mfr.#: CD4033BF OMO.#: OMO-CD4033BF-1190	- Bulk (Alt: CD4033BF)
	Mfr.#: CD4033BPWRG4 OMO.#: OMO-CD4033BPWRG4-TEXAS-INSTRUMENTS	IC COUNTR/DIVIDR DECADE 16-TSSOP
	Mfr.#: CD4033BEE4 OMO.#: OMO-CD4033BEE4-1190	Counter ICs CMOS Decade Counter/ Divide
	Mfr.#: CD4033BNSR OMO.#: OMO-CD4033BNSR-TEXAS-INSTRUMENTS	IC COUNTR/DIVIDR DECADE 16SO
	Mfr.#: CD4033BNSRE4 OMO.#: OMO-CD4033BNSRE4-TEXAS-INSTRUMENTS	IC COUNTR/DIVIDR DECADE 16SO
	Mfr.#: CD4033BNSRG4 OMO.#: OMO-CD4033BNSRG4-TEXAS-INSTRUMENTS	IC COUNTR/DIVIDR DECADE 16SO
	Mfr.#: CD4033BPWG4 OMO.#: OMO-CD4033BPWG4-1190	Counter ICs CMOS Decade Counter/ Divide