CDC857-3DGGG4

Mfr. #:: CDC857-3DGGG4
描述:: IC 3.3V PLL CLK-DRVR 48-TSSOP
生命週期:: 製造商新產品
數據表:: CDC857-3DGGG4 數據表
交貨:: DHL FedEx Ups TNT EMS
支付:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
更多信息:: CDC857-3DGGG4 更多信息 CDC857-3DGGG4 Product Details

產品屬性
屬性值

Tags: CDC857-3, CDC85, CDC8, CDC

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

CDC857-3DGGG4 描述

***i-Key: IC 3.3V PLL CLK-DRVR 48-TSSOP

***ark: IC, PLL CLOCK DRIVER, 167MHZ, TSSOP-48; Clock IC Type:PLL Clock Driver; Frequency:167MHz; No. of Outputs:10; Supply Current:235mA; Supply Voltage Range:3V to 3.6V; Digital IC Case Style:TSSOP; No. of Pins:48 ;RoHS Compliant: Yes

***as Instruments: The CDC857-2 and CDC857-3 are high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. They use a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. The CDC857-3 operates at 3.3 V (PLL) and 2.5 V (output buffer). The CDC857-2 operates at 2.5 V (PLL and output buffer). One bank of ten inverting and noninverting outputs provide ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single output enable input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to high impedance state (3-state). Unlike many products containing PLLs, the CDC857 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost. Because it is based on PLL circuity, the CDC857 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AVCC to ground. If AVCC is at GND and VCC = ON, 2 falling edges on G cause the PLL to run with FBOUT being enabled and all other outputs being disabled, after AVCC ramps up to its specified VCC value, with G being kept low. The CDC857 is characterized for operation from 0C to 85C.

Market price

型號	描述	庫存	價格
CDC857-3DGGG4 DISTI # CDC857-3DGGG4-ND	IC 3.3V PLL CLK-DRVR 48-TSSOP RoHS: Compliant Min Qty: 80 Container: Tube	Limited Supply - Call
CDC857-3DGGG4 DISTI # 595-CDC857-3DGGG4	Phase Locked Loops - PLL Phase-Lock Loop Clock Drivers RoHS: Compliant	0

相關產品

圖片	型號	描述
	Mfr.#: CDC857-3DGGG4 OMO.#: OMO-CDC857-3DGGG4	Phase Locked Loops - PLL Phase-Lock Loop Clock Drivers
	Mfr.#: CDC857-2DGGRG4 OMO.#: OMO-CDC857-2DGGRG4	Clock Drivers & Distribution Phase-Lock Loop Clock Drivers
	Mfr.#: CDC857-2DGG OMO.#: OMO-CDC857-2DGG	Clock Drivers & Distribution Phase-Lock Loop Clock Drivers
	Mfr.#: CDC857-2 OMO.#: OMO-CDC857-2-1190	全新原裝
	Mfr.#: CDC857-20GGR OMO.#: OMO-CDC857-20GGR-1190	全新原裝
	Mfr.#: CDC857-2DGGRD4 OMO.#: OMO-CDC857-2DGGRD4-1190	全新原裝
	Mfr.#: CDC857-3DGG OMO.#: OMO-CDC857-3DGG-TEXAS-INSTRUMENTS	IC 3.3V PLL CLK-DRVR 48-TSSOP
	Mfr.#: CDC8573DGGR OMO.#: OMO-CDC8573DGGR-1190	全新原裝
	Mfr.#: CDC857B OMO.#: OMO-CDC857B-1190	全新原裝
	Mfr.#: CDC857-3DGGG4 OMO.#: OMO-CDC857-3DGGG4-TEXAS-INSTRUMENTS	IC 3.3V PLL CLK-DRVR 48-TSSOP