OMO ElectronicOMO Electronic
Expand menu
您好，登錄我的帳戶
0 購物車

SN74SSTUB32866ZWLR

SN74SSTUB32866ZWLR
Mfr. #:
SN74SSTUB32866ZWLR
描述:
Registers 25B Configurable Registered Buffer
生命週期:
製造商新產品
數據表:
SN74SSTUB32866ZWLR 數據表
交貨:
DHL FedEx Ups TNT EMS
支付:
T/T Paypal Visa MoneyGram Western Union
ECAD Model:
更多信息:
SN74SSTUB32866ZWLR 更多信息 SN74SSTUB32866ZWLR Product Details
產品屬性
屬性值
製造商：
德州儀器
產品分類：
寄存器
RoHS：
Y
邏輯類型：
CMOS
邏輯系列：
上海交通大學
電路數量：
1
最大時鐘頻率：
410 MHz
傳播延遲時間：
0.8 ns
高電平輸出電流：
- 8 mA
低電平輸出電流：
8 mA
電源電壓 - 最大值：
1.9 V
電源電壓 - 最小值：
1.7 V
最低工作溫度：
- 40 C
最高工作溫度：
+ 85 C
包裝/案例：
BGA-96
打包：
捲軸
高度：
0.89 mm
輸入類型：
單端
長度：
13.5 mm
系列：
SN74SSTUB32866
寬度：
5.5 mm
品牌：
德州儀器
安裝方式：
貼片/貼片
通道數：
25
輸入行數：
25
輸出線數：
25
濕氣敏感：
是的
工作電源電壓：
1.8 V
極性：
同相
產品類別：
寄存器
重置類型：
異步
出廠包裝數量：
1000
子類別：
邏輯 IC
觸發類型：
上升沿/下降沿
第 # 部分別名：
HPA00322ZWLR
單位重量：
0.006349 oz
Tags
SN74SSTUB, SN74SSTU, SN74SST, SN74SS, SN74S, SN74, SN7
Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1: Vacuum Packaging with PL
Step1:
Vacuum Packaging with PL
Step2: Anti-Static Bag
Step2:
Anti-Static Bag
Step3: Packaging Boxes
Step3:
Packaging Boxes
***as Instruments
25-bit configurable registered buffer with address-parity test 96-BGA -40 to 85
*** Stop Electro
D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, TTL, PBGA96
***ical
Registered Buffer Single-Element 25-CH CMOS 96-Pin BGA T/R
***AS INS
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. In the 1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per DIMM are required to drive 18 SDRAM loads.
***ASIN
All inputs are SSTL_18, except the reset (RESET) and control (Cn) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications, except the open-drain error (QERR) output.
***AS
The SN74SSTUB32866 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.
***AS
The SN74SSTUB32866 accepts a parity bit from the memory controller on the parity bit (PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs (D2-D3, D5-D6, D8-D25 when C0 = 0 and C1 = 0; D2-D3, D5-D6, D8-D14 when C0 = 0 and C1 = 1; or D1-D6, D8-D13 when C0 = 1 and C1 = 1) and indicates whether a parity error has occurred on the open-drain QERR pin (active low). The convention is even parity; i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs, combined with the parity input bit. To calculate parity, all DIMM-independent data inputs must be tied to a known logic state.
***
When used as a single device, the C0 and C1 inputs are tied low. In this configuration, parity is checked on the PAR_IN input signal, which arrives one cycle after the input data to which it applies. Two clock cycles after the data are registered, the corresponding partial-parity-out (PPO) and QERR signals are generated.
***AS INSTRUMENT
When used in pairs, the C0 input of the first register is tied low, and the C0 input of the second register is tied high. The C1 input of both registers are tied high. Parity, which arrives one cycle after the data input to which it applies, is checked on the PAR_IN input signal of the first device. Two clock cycles after the data are registered, the corresponding PPO and QERR signals are generated on the second device. The PPO output of the first register is cascaded to the PAR_IN of the second SN74SSTUB32866. The QERR output of the first SN74SSTUB32866 is left floating, and the valid error information is latched on the QERR output of the second SN74SSTUB32866.
***
If an error occurs and the QERR output is driven low, it stays latched low for a minimum of two clock cycles or until RESET is driven low. If two or more consecutive parity errors occur, the QERR output is driven low and latched low for a clock duration equal to the parity-error duration or until RESET is driven low. The DIMM-dependent signals (DCKE, DCS, DODT, and CSR) are not included in the parity-check computation.
***OMO Electronic
The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration, the A6, D6, and H6 terminals are driven low and are do-not-use (DNU) pins.
***AS INSRUMENT
In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and CLK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register is cleared, and the data outputs are driven low quickly, relative to the time required to disable the differential input receivers. However, when coming out of reset, the register becomes active quickly, relative to the time required to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the SN74SSTUB32866 ensures that the outputs remain low, thus ensuring there will be no glitches on the output.
***as Instr.
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.
***
The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low, except QERR. The LVCMOS RESET and Cn inputs always must be held at a valid logic high or low level.
***AS INSTR
The device also supports low-power active operation by monitoring both system chip select (DCS and CSR) inputs and gates the Qn and PPO outputs from changing states when both DCS and CSR inputs are high. If either DCS or CSR input is low, the Qn and PPO outputs function normally. Also, if the internal low-power signal (LPS1) is high (one cycle after DCS and CSR go high), the device gates the QERR output from changing states. If LPS1 is low, the QERR output functions normally. The RESET input has priority over the DCS and CSR control and, when driven low, forces the Qn and PPO outputs low and forces the QERR output high. If the DCS control functionality is not desired, the CSR input can be hard-wired to ground, in which case the setup-time requirement for DCS is the same as for the other D data inputs. To control the low-power mode with DCS only, the CSR input should be pulled up to VCC through a pullup resistor.
***ASIN
The two VREF pins (A3 and T3) are connected together internally by approximately 150. However, it is necessary to connect only one of the two VREF pins to the external VREF power supply. An unused VREF pin should be terminated with a VREF coupling capacitor.
Logic Solutions
OMO Electronic Logic Solutions offers a full spectrum of logic functions and technologies from the mature to the advanced, including bipolar, BiCMOS, and CMOS. TI's process technologies offer the logic performance and features required for modern logic designs, while maintaining support for more traditional logic products.Learn More
型號 描述 庫存 價格
SN74SSTUB32866ZWLR
DISTI # V98:2334_07360501		Registered Buffer Single 25-CH CMOS 96-Pin BGA T/R
RoHS: Compliant		1000
  • 1000:$6.9590
  • 500:$7.0320
  • 250:$8.0960
  • 100:$8.1800
  • 25:$9.8630
  • 10:$9.9670
  • 1:$11.0680
SN74SSTUB32866ZWLR
DISTI # 296-22579-1-ND		IC CONFIG REG BUFFER 25BIT 96BGA
RoHS: Compliant
Min Qty: 1
Container: Cut Tape (CT)		1092In Stock
  • 500:$7.5419
  • 100:$8.6610
  • 10:$10.4610
  • 1:$11.5800
SN74SSTUB32866ZWLR
DISTI # 296-22579-6-ND		IC CONFIG REG BUFFER 25BIT 96BGA
RoHS: Compliant
Min Qty: 1
Container: Digi-Reel®		1092In Stock
  • 500:$7.5419
  • 100:$8.6610
  • 10:$10.4610
  • 1:$11.5800
SN74SSTUB32866ZWLR
DISTI # 296-22579-2-ND		IC CONFIG REG BUFFER 25BIT 96BGA
RoHS: Compliant
Min Qty: 1000
Container: Tape & Reel (TR)		Temporarily Out of Stock
  • 1000:$6.3774
SN74SSTUB32866ZWLR
DISTI # 25830433		Registered Buffer Single 25-CH CMOS 96-Pin BGA T/R
RoHS: Compliant		1000
  • 1000:$6.9590
  • 500:$7.0320
  • 250:$8.0960
  • 100:$8.1800
  • 25:$9.8630
  • 10:$9.9670
  • 2:$11.0680
SN74SSTUB32866ZWLR
DISTI # SN74SSTUB32866ZWLR		Registered Buffer Single 25-CH CMOS 96-Pin BGA T/R (Alt: SN74SSTUB32866ZWLR)
RoHS: Compliant
Min Qty: 1000
Container: Tape and Reel		Asia - 0
    SN74SSTUB32866ZWLR
    DISTI # SN74SSTUB32866ZWLR    		Registered Buffer Single 25-CH CMOS 96-Pin BGA T/R - Tape and Reel (Alt: SN74SSTUB32866ZWLR)
    RoHS: Compliant
    Min Qty: 1000
    Container: Reel    		Americas - 0
    • 1000:$6.7900
    • 2000:$6.4900
    • 4000:$6.2900
    • 6000:$5.9900
    • 10000:$5.8900
    SN74SSTUB32866ZWLR
    DISTI # SN74SSTUB32866ZWLR    		Registered Buffer Single 25-CH CMOS 96-Pin BGA T/R (Alt: SN74SSTUB32866ZWLR)
    RoHS: Compliant
    Min Qty: 1000
    Container: Tape and Reel    		Europe - 0
    • 1000:€7.8900
    • 2000:€6.9900
    • 4000:€6.1900
    • 6000:€5.8900
    • 10000:€5.5900
    SN74SSTUB32866ZWLR25-Bit Configurable Registered Buffer With Address-Parity Test4000
    • 1000:$5.3700
    • 750:$5.4800
    • 500:$6.3300
    • 250:$7.2800
    • 100:$7.8000
    • 25:$8.6900
    • 10:$9.3100
    • 1:$10.3500
    SN74SSTUB32866ZWLR
    DISTI # 595-74SSTUB32866ZWLR    		Registers 25B Configurable Registered Buffer
    RoHS: Compliant    		0
    • 1000:$6.3800
    HPA00322ZWLR
    DISTI # 595-HPA00322ZWLR    		Registers 25-Bit Configurable Registered Buffer With Address-Parity Test 96-BGA -40 to 85
    RoHS: Compliant    		0
      SN74SSTUB32866ZWLRD Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, TTL, PBGA96
      RoHS: Compliant      		37976
      • 1000:$6.2100
      • 500:$6.5400
      • 100:$6.8100
      • 25:$7.1000
      • 1:$7.6400
      SN74SSTUB32866ZWLR 
      RoHS: Not Compliant      		1000
      • 1000:$6.2100
      • 500:$6.5400
      • 100:$6.8100
      • 25:$7.1000
      • 1:$7.6400
      SN74SSTUB32866ZWLR
      DISTI # C1S746201930503      		Registered Buffer Single 25-CH CMOS 96-Pin BGA T/R
      RoHS: Compliant      		1000
      • 250:$8.0960
      • 100:$8.1800
      • 25:$9.8630
      • 10:$9.9670
      • 1:$11.0680
      圖片 型號 描述
      SN74SSTUB32866ZWLR

      Mfr.#: SN74SSTUB32866ZWLR

      OMO.#: OMO-SN74SSTUB32866ZWLR

      		 Registers 25B Configurable Registered Buffer
      SN74SSTUB32866ZKER

      Mfr.#: SN74SSTUB32866ZKER

      OMO.#: OMO-SN74SSTUB32866ZKER

      		 Registers 25-B Con Reg Buffer
      SN74SSTUB32864ZKER

      Mfr.#: SN74SSTUB32864ZKER

      OMO.#: OMO-SN74SSTUB32864ZKER

      		 Registers 25-Bit Configurable Registered Buffer
      SN74SSTUB32866ZKER

      Mfr.#: SN74SSTUB32866ZKER

      OMO.#: OMO-SN74SSTUB32866ZKER-TEXAS-INSTRUMENTS

      		 Registers 25-B Con Reg Buffe
      SN74SSTUB32864ZKER

      Mfr.#: SN74SSTUB32864ZKER

      OMO.#: OMO-SN74SSTUB32864ZKER-TEXAS-INSTRUMENTS

      		 Registers 25-Bit Configurable Registered Buffe
      SN74SSTUB32866ZWLR

      Mfr.#: SN74SSTUB32866ZWLR

      OMO.#: OMO-SN74SSTUB32866ZWLR-TEXAS-INSTRUMENTS

      		 Registers 25B Configurable Registered Buffe
      可用性
      庫存:
      Available
      訂購:
      3000
      輸入數量:
      SN74SSTUB32866ZWLR的當前價格僅供參考，如果您想獲得最優惠的價格，請提交查詢或直接發送電子郵件至我們的銷售團隊[email protected]
      從...開始
      最新產品
      • DRV8704 Dual-Brushed DC Gate Driver
        DRV8704 Dual-Brushed DC Gate Driver
        OMO Electronic offers its DRV8704, 52 V, dual H-bridge, PWM gate driver for applications including textile, automatic teller, money handling, and office automation machines.
      • LMZ31704 SIMPLE SWITCHER® Power Module
        LMZ31704 SIMPLE SWITCHER® Power Module
        TI's SIMPLE SWITCHER® power modules achieve efficiencies of more than 95% and have stellar power dissipation capabilities.
      • Compare SN74SSTUB32866ZWLR
        Compare SN74SSTUB32866ZWLR
        SN74SSTUB32864ZKER vs SN74SSTUB32866ZKER vs SN74SSTUB32866ZWLR
      • TPS62480 2-Phase Step-Down Converter
        TPS62480 2-Phase Step-Down Converter
        OMO Electronic' TPS62480 is a synchronous 2-phase step-down DC-DC converter for low profile point-of-load power supplies in a small HotRod™ package.
      • TPS92512/13 Buck Current Regulator
        TPS92512/13 Buck Current Regulator
        OMO Electronic TPS92512/13 is a step-down (buck) current regulator LED driver with integrated analog current adjust.
      • TLV9052 RRIO Op-Amp
        TLV9052 RRIO Op-Amp
        OMO Electronic' TLV9052 5 MHz, low-power, RRIO op-amp offers an ultra-high slew rate and low supply current per channel providing excellent AC performance.
      More Newest Products
      Top