AD6677BCPZRL7

Mfr. #:: AD6677BCPZRL7
製造商:: Analog Devices Inc.
描述:: RF Receiver Dual IF Receiver w/JESD204B
生命週期:: 製造商新產品
數據表:: AD6677BCPZRL7 數據表
交貨:: DHL FedEx Ups TNT EMS
支付:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
更多信息:: AD6677BCPZRL7 更多信息 AD6677BCPZRL7 Product Details

產品屬性
屬性值

製造商：: 模擬設備公司

產品分類：: 射頻接收器

RoHS：: Y

類型：: 中頻接收器

工作頻率：: 400 MHz

最高工作溫度：: + 85 C

最低工作溫度：: - 40 C

包裝/案例：: LFCSP-32

安裝方式：: 貼片/貼片

打包：: 捲軸

帶寬：: 80 MHz

系列：: AD6677

品牌：: 模擬設備公司

開發套件：: AD6677EBZ

濕氣敏感：: 是的

NF - 噪聲係數：: 71.9 dB

工作電源電流：: 149 mA

產品類別：: 射頻接收器

出廠包裝數量：: 1500

子類別：: 無線和射頻集成電路

電源電壓 - 最大值：: 1.9 V

電源電壓 - 最小值：: 1.7 V

Tags: AD6677B, AD6677, AD667, AD66, AD6

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

AD6677BCPZRL7 描述

***et Europe: IF Receiver 32-Pin LFCSP-WQ T/R

***i-Key: IC IF RCVR 11BIT 250MSPS 32LFCSP

***log Devices: The AD6677 is an 11-bit, 250 MSPS, intermediate frequency (IF) receiver specifically designed to support multi-antenna systems in telecommunication applications where high dynamic range performance, low power, and small size are desired. The device consists of a high performance analog-to-digital converter (ADC) and a noise shaping requantizer (NSR) digital block. The ADC consists of a multistage, differential pipelined architecture with integrated output error correction logic, and each ADC features a wide bandwidth switched capacitor sampling network within the first stage of the differential pipeline. An integrated voltage reference eases design considerations. A duty cycle stabilizer (DCS) compensates for variations in the ADC clock duty cycle, allowing the converters to maintain excellent performance. The ADC output is connected internally to an NSR block. The integrated NSR circuitry allows for improved SNR performance in a smaller frequency band within the Nyquist bandwidth. The device supports two different output modes selectable via the SPI. With the NSR feature enabled, the output of the ADC are processed such that the AD6677 supports enhanced SNR performance within a limited portion of the Nyquist bandwidth while maintaining an 11-bit output resolution. The NSR block can be programmed to provide a bandwidth of either 22% or 33% of the sample clock. For example, with a sample clock rate of 250 MSPS, the AD6677 can achieve up to 76.3 dBFS SNR for a 55 MHz bandwidth in the 22% mode and up to 73.5 dBFS SNR for a 82 MHz bandwidth in the 33% mode. When the NSR block is disabled, the ADC data is provided directly to the output at a resolution of 11 bits. The AD6677 can achieve up to 65.9 dBFS SNR for the entire Nyquist bandwidth when operated in this mode. This allows the AD6677 to be used in telecommunication applications such as a digital predistortion observation path where wider bandwidths are required. The output data is routed directly to an external JESD204B serial output lane. This output is at current mode logic (CML) voltage levels. One mode is supported such that the output coded data is sent through one lane (L = 1; F = 4). Synchronization input controls (SYNCINB± and SYSREF±) are provided. The AD6677 receiver digitizes a wide spectrum of IF frequencies. This IF sampling architecture greatly reduces component cost and complexity compared with traditional analog techniques or less integrated digital methods. Flexible power-down options allow significant power savings, when desired. Programmable overrange level detection is supported via dedicated fast detect pins. Product Highlights The configurable JESD204B output block with an integrated phase-locked loop (PLL) to support lane rates up to 5 Gbps. IF receiver includes an 11-bit, 250 MSPS ADC with programmable noise shaping requantizer (NSR) function that allows for improved SNR within a reduced bandwidth of 22% or 33% of the sample rate. Support for an optional RF clock input to ease system board design. Proprietary differential input maintains excellent SNR performance for input frequencies of up to 400 MHz. An on-chip integer, 1 to 8 input clock divider and SYNC input allows synchronization of multiple devices. Operation from a single 1.8 V power supply. Standard serial port interface (SPI) that supports various product features and functions, such as controlling the clock DCS, power-down, test modes, voltage reference mode, overrange fast detection, and serial output configuration. Applications Communications Diversity radio and smart antenna (MIMO) systems Multimode digital receivers (3G) TD-SCDMA, WiMAX, WCDMA, CDMA2000, GSM, EDGE, LTE I/Q demodulation systems General-purpose software radios

AD6677BCPZRL7 更多信息

RF, Microwave & Millimeter Wave ADI SLP

Market price

型號	製造商	描述	庫存	價格
AD6677BCPZRL7 DISTI # V36:1790_06210460	Analog Devices Inc	AFE General Purpose 1ADC 11bit 1.8V 32-Pin LFCSP EP T/R RoHS: Compliant	0	750000:$53.3100 150000:$53.9300 15000:$55.1800 1500:$55.4000
AD6677BCPZRL7 DISTI # AD6677BCPZRL7-ND	Analog Devices Inc	IC IF RCVR 11BIT 250MSPS 32LFCSP RoHS: Compliant Min Qty: 1500 Container: Tape & Reel (TR)	Temporarily Out of Stock	1500:$58.2578
AD6677BCPZ DISTI # 584-AD6677BCPZ	Analog Devices Inc	RF Receiver Dual IF Receiver w/JESD204B RoHS: Compliant	11	1:$70.1200 5:$67.8600 10:$66.5000 25:$61.8500 50:$59.9500 100:$58.5200
AD6677BCPZRL7 DISTI # 584-AD6677BCPZRL7	Analog Devices Inc	RF Receiver Dual IF Receiver w/JESD204B RoHS: Compliant	0	1500:$55.4000